This paper presents several design issues of CMOS latch/flipflops for meta-stable hardness in terms of optimal device size, aspect ratio, and configurations by using the AC small signal analysis in the frequency domain rather than the time domain. This new design approach is verified experimentally. T h e power supply disturbance and temperature variation effects on the metastability are measured and the measurement data confirm that a reduced power supply voltage and a higher temperature cause a lower meta-stable resolving capability.
Introduction
Arbiters and synchronizer are essential parts of VLSI circuits such as microprocessors and memories. However, these circuits can cause system failures and malfunctions in digital systems due t o metastability. These failures come from the delay of logic decision time due to the meta-stable state which lasts between the stable logic states (0 or 1) for a n unlimited time. T o date, analysis has mainly focused on the understanding of this phenomena and its measurement. Considering that the process sequence and device parameters cannot be chosen purely for the hardness against metastability.
the best way for the circuit designer to attack this problem is to choose the optimal device size, aspect ratjo and circuit configuration as long as these changes do not affect the original purpose and overall performance of the latches and flip-flops. Simulations and ensuing analyses such as finding out the resolving time have been mostly in the time domain.
In this paper, the AC frequency domain analysis is used for the simulations, and it is verified that this approach is viable by comparing with the results previously investigated analytically and by time domain simulation. Moreover, this new approach suggests the optimal aspect ratio of feedback transmission gate of the CMOS D-latch, D flip-flop with preset and clear, and RS flip-flop. These are verified experimentally by the late transition detection method. Using the same method, the power supply disturbance and chip temperature effects on the meta-stability are measured as well By SPICE simulations, the AC gain of the output node with respect t o the input node of the back to back inverters with V, the operating voltage is looked a t in frequency domain t o find the gain-bandwidth product. All simulation results which will be presented later are obtained basically by the same simulation approach.
Design of CMOS D-latch
The failure rate of the latch/flip-flop is exponentially proportional with the resolving time, 7 , which is the measure of how quickly latch/flip-flop comes out of the meta-stable state and settles to a stable state. This resolving time is inversely proportional t o the gain-bandwidth of the positive feedback system. Therefore, maximizing the gain-bandwidth is the target task for designing the meta-stable hardened latch/flipflop. The device parameters used in SPICE simulations are listed in Table 1 .
Ratio of inverters
T h e schematic diagram of a commonly used CMOS D-latch is shown in Fig. 1 . When the set-up time is violated, a runt signal latches in node A, which is meta-stable condition. At the next clock phase 4, Q and 8, the output voltages at node B and C, are equal to V,. This is the initialization phase of meta-stable operation. The back to back inverter can be viewed as a differential amplifier with V, an operating voltage. AC small signal analysis is used to find out the gainbandwidth product for different inverter ratios k (=W,/W,) while having minimum channel length 4 pm. As shown in Fig. 2 , the maximum gain-bandwidth product is achieved when k = l , which agrees with the previous analytical results 
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Aspect ratio of feedback transmission gate
In normal design, the size of the feedback transmission gate is not critical since it only provides a path from output to input. However in the case of the meta-stable hardened design, the feedback gate can contribute t o maximizing the gain-bandwidth product of the closed feedback loop system. Again, using SPICE, the gain-bandwidth product is obtained assuming that this system is a linear differential amplifier with D C operating voltage set a t V,. As shown in Fig. 3 
Design of CMOS RS flip-flop
The same criterion of maximizing the gain-bandwidth product of a flip-flop for the hardness against meta-stable operation is applied to a ChlOS RS flip-flop design. In Fig. 4 , two commonly used configurations for a twoinput NAND gate RS flip-flop are shown. From a functional viewpoint, the two configurations are equivalent. However once the flip-flop reaches the meta-stable state, the resolving times can be different. In Fig. 5 , the equivalent circuit configurations of these flip-flops when they are in the meta-stable state are shown. DC operating voltages are set at V, with both reset/set high (this is a condition for triggering into the meta-stable state), and both circuits can be seen as differential amplifiers consisting of two inverters connected back t o back. Configuration A turns out to be a "cascode" amplifier which reduces the miller effect, and accordingly gives a higher gain-bandwidth product. DC gains and bandwidths for configuration A and B are listed in Table 2 . As expected, configuration A has a higher gain-bandwidth product than B. Therefore configuration A is more desirable than B in terms of the hardness against the meta-stable operation. T h e same analysis can be applied equally t o two input NOR RS flip-flops as well.
Design of CMOS D flip-flop with preset and clear
In 
Measurement and Results
In the case of chips where all output signals are amplified a t output buffers, the late transition detection method [ref.l] can be used to measure the metastability. The schematic of the measurement set-up is shown in Fig. 7 . Table   3 . This verifies that the cascode configuration of D flip-flop resulting from either configuration of Fig. 6 gives a higher gain-bandwidth product (shorter resolving time) than a simple D-latch. In addition, the power supply (DC) voltages were reduced and by the same detection method, its effects on the MTBF were measured as shown in Fig. 9 . The slopes (resolving capability) were obtained by the least square error method and listed in Table 4 . It is observed that the power supply disturbance not only causes a shorter MTBF, but also a longer resolving time. In Fig. 10 and Table. 5 , the chip temperature effects on the metastability are also shown. It is again observed that a latch/flip-flop has a worse meta-stable resolving capability under higher chip temperature.
Conclusion
The design of a meta-stable hardened CMOS latch/flip-flop is discussed using the criterion that the higher gain-bandwidth product of the closed feedback loop system gives the shorter resolving time for the meta-stable state. AC small signal analysis using SPICE predicts an optimum inverter ratio of 1, which agrees with previous results. Using this approach, the optimal aspect ratio of feedback transmission gate of a CMOS D-latch is obtained. For the CMOS RS flip-flop and CMOS D-latch with preset and clear, an improved configuration is found by showing that it has a higher gain-bandwidth product. Finally this design approach using AC small signal simulations is confirmed experimentally, and the power supply disturbance and chip temperature effects on the metastability are also measured and its results analyzed.
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